Direct Transistor-Level Layout for Digital Blocks

Direct Transistor-Level Layout for Digital Blocks

AngličtinaMěkká vazbaTisk na objednávku
Gopalakrishnan Prakash
Springer-Verlag New York Inc.
EAN: 9781475779516
Tisk na objednávku
Předpokládané dodání ve středu, 7. května 2025
2 633 Kč
Běžná cena: 2 925 Kč
Sleva 10 %
ks
Chcete tento titul ještě dnes?
knihkupectví Megabooks Praha Korunní
není dostupné
Librairie Francophone Praha Štěpánská
není dostupné
knihkupectví Megabooks Ostrava
není dostupné
knihkupectví Megabooks Olomouc
není dostupné
knihkupectví Megabooks Plzeň
není dostupné
knihkupectví Megabooks Brno
není dostupné
knihkupectví Megabooks Hradec Králové
není dostupné
knihkupectví Megabooks České Budějovice
není dostupné
knihkupectví Megabooks Liberec
není dostupné

Podrobné informace

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
EAN 9781475779516
ISBN 1475779518
Typ produktu Měkká vazba
Vydavatel Springer-Verlag New York Inc.
Datum vydání 23. března 2013
Stránky 125
Jazyk English
Rozměry 235 x 155
Země United States
Sekce Professional & Scholarly
Autoři Gopalakrishnan Prakash; Rutenbar, Rob A.
Ilustrace IX, 125 p.
Edice Softcover reprint of the original 1st ed. 2004
Informace o výrobci
Kontaktní informace výrobce nejsou momentálně dostupné online, na nápravě intenzivně pracujeme. Pokud informaci potřebujete, napište nám na info@megabooks.cz, rádi Vám ji poskytneme.