SystemVerilog For Design

SystemVerilog For Design

EnglishEbook
Sutherland, Stuart
Springer US
EAN: 9781475766820
Available online
CZK 2,217
Common price CZK 2,463
Discount 10%
pc
EAN 9781475766820
ISBN 1475766823
Binding Ebook
Publisher Springer US
Publication date December 1, 2013
Language English
Country United States
Authors Davidmann, Simon; Flake, Peter; Sutherland, Stuart